XiangShan (Open-source high-performance RISC-V processor) commit edb1dfaf7d290ae99724594507dc46c2c2125384 (2024-11-28) contains an improper exceptional-condition handling flaw in its CSR subsystem (NewCSR). On affected versions, certain sequences of CSR operations targeting non-existent/custom CSR addresses may trigger an illegal-instruction exception but fail to reliably transfer control to the configured trap handler (mtvec), causing control-flow disruption and potentially leaving the core in a hung or unrecoverable state. This can be exploited by a local attacker able to execute code on the processor to cause a denial of service and potentially inconsistent architectural state.
Metrics
Affected Vendors & Products
References
History
Wed, 22 Apr 2026 04:00:00 +0000
| Type | Values Removed | Values Added |
|---|---|---|
| Title | Improper Exception Handling in XiangShan CSR Subsystem Allows Local Denial of Service |
Wed, 22 Apr 2026 00:00:00 +0000
| Type | Values Removed | Values Added |
|---|---|---|
| Weaknesses | CWE-703 | |
| Metrics |
cvssV3_1
|
Mon, 20 Apr 2026 22:45:00 +0000
| Type | Values Removed | Values Added |
|---|---|---|
| First Time appeared |
Openxiangshan
Openxiangshan xiangshan |
|
| Vendors & Products |
Openxiangshan
Openxiangshan xiangshan |
Mon, 20 Apr 2026 21:45:00 +0000
| Type | Values Removed | Values Added |
|---|---|---|
| Description | XiangShan (Open-source high-performance RISC-V processor) commit edb1dfaf7d290ae99724594507dc46c2c2125384 (2024-11-28) contains an improper exceptional-condition handling flaw in its CSR subsystem (NewCSR). On affected versions, certain sequences of CSR operations targeting non-existent/custom CSR addresses may trigger an illegal-instruction exception but fail to reliably transfer control to the configured trap handler (mtvec), causing control-flow disruption and potentially leaving the core in a hung or unrecoverable state. This can be exploited by a local attacker able to execute code on the processor to cause a denial of service and potentially inconsistent architectural state. | |
| References |
|
Status: PUBLISHED
Assigner: mitre
Published: 2026-04-20T00:00:00.000Z
Updated: 2026-04-21T19:50:32.463Z
Reserved: 2026-03-04T00:00:00.000Z
Link: CVE-2026-29643
Updated: 2026-04-21T19:17:00.415Z
Status : Deferred
Published: 2026-04-20T22:16:23.507
Modified: 2026-04-21T20:16:40.223
Link: CVE-2026-29643
No data.